Logik: Open-source FPGA toolchain by Zero ASIC
Logik is an open source FPGA toolchain that completely automates transforming RTL to bits, consisting of synthesis, positioning, routing, bitstream generation, and analysis. Users go into style sources, restraints, and assemble choices through an easy SiliconCompiler Python API. When setup is total, automatic collection can be started with a single line run command.
Logik supports the majority of the functions you would anticipate in a business exclusive FPGA tool chain.
Function Status Design languages Verilog, SystemVerilog, VHDL ALU synthesis Supported RAM synthesis Supported Timing restraints (SDC) Supported Pin Constraints (PCF) Supported Bitstream generation Supported IP management Supported Remote collection Supported Multi-clock styles In development FPGA gadgets ZA
Begi...